Interrupt Enable Mask. This register is set with the ENABLE INTR statement.
Note: It is recommended that bit 1, Interrupt if Tx Holding Reg. Empty, not be used because any time ENABLE INTR is executed, this register will be empty and the interrupt will immediately occur. The interrupt-driven receive buffer code will then immediately acknowledge the interrupt as a side effect of checking for data in the receiver.
